Abstract: This article presents the simulation of a BLDC motor and its closed control system in FPGA. The simulation is based on a mathematical model of the motor, including the electromagnetic torque, phase currents, back electromotive force, etc. In order to ensure calculation precision, the equations describing the motor were solved using a floating point representation of real numbers, and a small step of numerical calculations of 1 μs was assumed. The time step selection methodology has been discussed in detail. The motor model was executed with the use of Textual Programming Languages (with HDL codes).
Introduction
The development of BLDC motors [1] [2] [3] [4] [5] [6] and their control algorithms have brought the need for developing methods of their simulation. The simplest power electronic and mechatronic system simulators are soft computing techniques (off-line) based on specialized computer programs such as Spice, Matlab or Saber software [7, 8] . Their advantages are: ease of simulation execution (often not requiring professional knowledge of the simulation program), access to numerous predefined models with the capability to perform even very complicated simulations, and high calculation precision. Some programs enable the determination of semiconductor element temperatures. The disadvantages of simulations of this type are the relatively long time required to make the calculations (the results are not obtained in real time) and the fact that the results include a narrow time window.
This problem can be solved by the Real-Time simulation (RTs). The use of these simulation methods enables the integration of the power circuit simulation with the control system [8] [9] [10] [11] [12] [13] (electronic control units (ECUs). Examples of such solutions are dSpace [8] , RTLAB from Opal-RT Technologies [9] , RSCAD [14] , FPGA implemented simulations [9, 15, 16] and combined analog-digital simulations [10] . The simulation environments enable the generation of source codes in the C language [8] or the HDL language (in combination with the Altera DSP Builder or Xilinx System Generator blockset for Simulink) [9] . The generated codes can be used directly in the target device, which simplifies the construction of the new controller.
An important aspect of the RTs is the possibility to test not only algorithms and control systems, but also protections, e.g. overcurrent protections (system shutdown, blocking transistor control pulses when circuit overcurrent is detected) [10, 13] .
The RTs also enables inexpensive verification of new control algorithms [10, 11, 16] , and is particularly useful for testing systems such as HVDC or STATCOM before connecting these devices in the field [10, 15, 17, 18] . Validation of control systems using the FPGA-based RTs model can be realized as: the tested control system and the physical model of the object (BLDC motor) are implemented in a single FPGA chip (Fig. 1) . This approach requires a specialized board equipped with an FPGA chip with large LE numbers and with D/A converters (permitting the recording of simulation results on an oscilloscope screen). The exchange of data (currents, voltages, etc.) between the BLDC motor model and the control system is realized by the internal digital buses of the FPGA chip.
The control system validation method presented in the paper has been realized in accordance with the schema presented in Fig. 1 .
The development of FPGAs [18, 19] offering the possibility to carry out numerous calculations simultaneously and having in their structures specialized calculation supporting blocks (DSP Block, hardware multipliers) have resulted in the capability of executing the HIL simulation and Rapid Control Prototyping (RCP) [18] [19] [20] [21] . The multithreading and the high speed of FPGAs enable the carrying out of very complex calculations in real time. References cite two main methods of simulation execution in FPGA: Fig. 1 . The control system validation method a) using Textual Programming Language (TPL); b) using Schematic Block (SB). The first of these methods requires a considerable amount of knowledge of the organization and operating principle of FPGAs, but it offers high description capabilities of simulated systems (including physical properties of semiconductor structures of power electronic switches) [18] [19] [20] .
The other method, SB, is based on library elements made available by FPGA manufacturers [10, 11] . The simulation employs predefined arithmetic operation blocks which are connected by the user and form a calculation model. This method is simple and does not require specialized knowledge of FPGA programming. The development of this method allows for model creation using Altera DSP Builder or Xilinx System Generator blocksets within Matlab/ Simulink [12] . In this method, the model of the analyzed object is created in the Matlab/Simulink environment. The advantages of the SB method are the use of numerical calculation methods applied in the Matlab environment and the capability of constructing even very complex models in a short time, with or without the knowledge of FPGA programming principles.
This paper presents a model of the BLDC motor, feeding inverter and closed control system. The motor model was executed using the HIL method and a floating point description. The motor model and the control system were executed in a single FPGA using the VHDL language. An advantage of this approach in relation to the aforementioned solutions is the capability to test control system algorithms and protections in the form of an environment in which they will actually operate (Quartus II). This is a capability not offered by any off-line method. In this paper, an inexpensive method of validation of the control systems of electronic power converters with the example of a BLDC motor control system is presented. The described method is characterized by very high calculation accuracy (64-bit floating-point type has been used for the description of the mathematic model of the BLDC motor). Moreover, it does not require the purchase of expensive software or an IP Core license (no IP Core has been used in the presented solution). Free software (Quartus II Web Edition) and an FPGA chip from the inexpensive Cyclone III family are sufficient in order to realize this method. In the model, it was assumed that the motor is fully symmetrical (each of phase parameters is identical). On the basis of this assumption, the equation describing the substitute diagram shown in Fig. 2 . 
Motor mathematical model
where: u is a motor phase voltage, L is an inductance, M is a mutual inductance, i is a phase current, e is a back electromotive force, R is a phase resistance.
Voltage of neutral point (u n ) is determined from the relationship:
The motor movement equation is described by the following relationship:
where ω m is an angular velocity, T e is an electromagnetic torque, T lt is a load torque, T lo is a mechanical loss torque, T m is a total mechanical loss torque, J is a moment of inertia. In order to simplify the motor model, a quantity of the Ψ k -relative excitation coefficient associated with k phase winding was introduced. The excitation coefficient value changes with the angle of the rotor rotation and is described by the following relationship:
whereby the relationship between the electrical angle and the rotor angular velocity is described by the following relationship:
where: ϑ is an angle of rotor rotation,
The relative value of the excitation coefficient in relation to the angle of the rotor rotation is shown in Fig. 3 .
The relative values of the excitation coefficient for individual phases are shifted in relation to each other by 2π/3:
( )
The BLDC motor electromagnetic torque is determined on the basis of the following relationship: 
The motor back electromotive force is linearly related to the angular velocity:
By substituting Equation (10) to (9) and including (6)- (8), an equation describing the electromagnetic torque is obtained:
where:
where: f k is a relative k phase flux coefficient, k f is a torque constant, p is a pole pair number. Table 1 lists the motor parameters assumed for the simulation. 
Floating point operations
Assuming that the model state variables are described by 64-bit numbers, and assuming a fixed point representation with an 11-bit integer part and a 52-bit fractional part, the smallest writeable value in this format is 1·2 -52
. On the other hand, for a 64-bit floating point representation compliant with IEEE 745-1985, the notation precision is 5·2 -324 .
The basic type used for storing floating point numbers and performing arithmetic operations [22, 23] on them is the SIGNED-type with a size of 64 bits.
Numerical calculation method
The mathematical model realization of FPGA requires the implementation of a numerical method enabling the calculation of differential equations. Equations describing the mathematical model of the BLDC motor are first order linear differential equations.
A solution that offers better results than Euler methods [13] is employing a method of a higher order, e.g. the Runge-Kutta method or the Adams-Bashforth method. Unfortunately, this entails greater simulation complexity [13] . The major advantage of the Adams-Bashforth method over the Runge-Kutta method is that only one evaluation of the integrand is performed for each step. Therefore the Adams-Bashforth multistep method was chosen for the implementation, with a small time step of T s = 1 μs. The adopted time step complies with the recommendations for the simulation of Ultra Fast Transient objects presented in [24] .
The sampling time was selected taking into account: 1) The Kotelnikov-Shannon theorem. The frequency of the highest harmonic of the analyzed waveform must be at least two times lower than the sampling frequency. The frequency of the base harmonic of the BLDC motor current is equal to the motor rotation frequency. Moreover, there are also four consecutive frequencies in the current (2nd, 3rd, 4th and 5th), and the highest harmonic with the frequency of transistor switching. The highest frequency of the harmonic (f h ) connected with the motor rotational speed for the analyzed case is equal to 1.2 kHz (f h = 5· f r where f r is the frequency of the rotor for the maximum rotational speed from Table 1 ). On the other hand, the frequency of the current harmonic originating from transistor switching (15 kHz) is 66 times lower than the sampling frequency (1/T s ). This implies that the sampling frequency has been selected properly in relation to the switching frequency. 2) Excessive increasing of the calculation frequency results in the lowering of the precision of the obtained results. This ensues from the method's calculation errors, and the errors connected with inaccurate digital representation of the real numbers being summed up in successive steps. The time step should be selected on the basis of estimating the calculation method errors. If decreasing this step does not cause a significant reduction of the method error, then the frequency should not be increased, because this would cause an increase of the summed error of real number rounding. Therefore, the calculation frequency can only be increased if the accuracy of real number representation permits it [26] . In the presented solution, it has been determined experimentally that increasing the calculation frequency above 1 MHz does not cause a significant reduction of the method errors, therefore this calculation frequency has been adopted. Table 2 presents a comparison of the absolute values of the errors after 30 minutes of calculations originating from real number rounding and determined by the Adams-Bashforth method at various calculation steps for fixed-point (Q52) and floating-point notations (both for 64-bit notation).
3. Ensuring numerical stability with respect to the time constants of the object. Stability condition for integration steps for selected numeric method [27] :
where λ is the eigenvalue (circuit time constant).
Due to the high circuit time constant values (6 s and 100 ms) this step is sufficient, and the numerical operation stability (the numerical stability condition (14) is fulfilled for both time constants).
Closed control system
In the simulation, a classic closed control system was used with a speed regulator and a current regulator. Fig. 4 shows a system of this type. 11.99·10
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The master speed regulator has a proportional structure (P) and a slave current regulator with proportional integral structure (PI). The diagram shown in Fig. 4 An overcurrent protection was employed in the control system, blocking transistor control pulses if a momentary current value of any of the phases exceeded the allowable value (i ov ). If the value of the link circuit capacitor voltage (U d ) was lower than the assumed minimum value (u min ), the speed set to the speed regulator equaled zero. This functionality was realized by the multiplexer (MUX) and the "DC Link Monitoring". The aim of this operation is to prevent the motor from starting until the front-end converter sets the correct voltage on the capacitor and to force switching to the generator operation when the DC link circuit capacitor voltage drops below the assumed value (e.g. in the event of the mains converter damage). The "dead time" of the converter is executed by a program and is changed globally for all three blocks.
For the implementation of the current and speed regulators algorithms, the VHDL language was used. To simplify the regulator structure, the regulator algorithm described in [28] was used.
The "speed measurement" block ( Fig. 4) was developed using the VHDL language according to the speed determination algorithm, based on signals from all shaft position sensors and providing six measurements for one revolution [28] for the motor with one pair of poles.
Simulation implementation in the FPGA

Back electromotive force
To solve equation (1), an instantaneous value of back electromotive force (back EMF) is required. On the basis of Equations (6)- (8) 
( ) ( )
Since the course of the relative value of the flux coefficient is symmetrical, it suffices to store only 1/6 of the rotation period in the table. In the simulation, it was assumed that the table stores 1.023 points of the relative value of flux coefficient (4), which ensures sufficient resolution. Additionally, the number of table elements is divisible by three, which enables the precise realization of the phase shift.
Mechanical losses in a real BLDC
In the motor movement Equation (3), the mechanical loss torque and coefficient of friction appear. In order to ensure the realism of the simulation, these parameters were determined experimentally in a drive with parameters similar to the simulated one. During free coasting, the motor electromechanical torque (T e ) equals zero. Hence, Equation (3) is reduced to the following form:
On the basis of (17) , by the knowledge of the moment of inertia of the rotor and by recording the speed during free coasting, it is possible to determine the mechanical loss torque of the drive. The recorded characteristics were approximated using the square error minimization method with the function: ( ) 
Using (18) and Equation (17), the mechanical loss torque was determined in the speed function and approximated with the following equation: 
The final Equation (3) 
Converter model
In order to execute the simulation of the motor feeding a converter power circuit, a behavioral model was assumed. The motor feed method and inverter transistor numbering are shown in Fig. 2. Table 3 lists the values of the voltages u a , u b , u c , depending on the switched on transistors [30] .
After the transistor opening, the current flow in the circuit is supported by the energy accumulated in the motor inductances, input chokes and back EMF. The current then flows through the diodes located in the branch of the previously conducting transistors and the link circuit capacitor (e.g. after opening transistors T 1 T 2 , diodes D 4 D 6 begin conduction (Fig. 2) ). In this topology, the voltage bias on the motor terminal changes, while the value of this voltage remains unchanged. The diodes conduct the current until the transistor switches on or when the current value decreases to zero. The converter model does take into account the transistor/diode switch on/switch off times or the voltage drops on the structures thereof. However, dead times were taken into account, executed by a program within the control system structure.
Realization of the simulation
Since in the real system, the ADC measurement time interval is 20 times shorter than the assumed motor model time step (T p ), in order to provide the control system with conditions similar to the actual ones, a zero-order hold (ZOH) was used. The ZOH simulates the operation of the real ADC. The ZOH operation frequency and the trip points are synchronized with a sawtooth generator (PWM modulator). The "emf_BLDC_table" block is responsible for the generation of the waveform of the relative values of the excitation coefficient (Eqs. (6)- (8)). This coefficient values are transmitted in the fixed point format (Q31) to the "speed_emf" block, which determines the motor electromotive force on the basis of the motor speed. 
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Low cost, high accuracy real-time simulation used for rapid prototyping 473 Fig. 5 . Connection diagram of BLDC motor generated by RTL tool Table 5 presents the execution times of the floating-point operations for two different clocks: 50 MHz and 450 MHz (the FPGA maximum PLL output frequency). On the basis of data from Table 4 the maximum time necessary for executing one step of the Adams-Bashforth numerical method was determined: with a 50 MHz clock, a single step takes 740 ns; and with 450 MHz, a single step takes 86.7 ns. 
FPGA board
In the implementation of the motor model and control system, the Cyclone III FPGA Development Board is equipped with the Altera Cyclone III FPGA (symbol: EP3C120F780C7N). Table 5 lists data on the use of logic elements and multipliers in the simulation. The Development Board was accompanied by a digital-to-analog converter (DAC) circuit. High level of noise is caused by an accepted analog data acquisition method. To ensure the high speed of processing, the output voltage of the digital-to-analog converter was settled at a relatively low value. Fig. 7a and Fig. 7b show phase current courses for different recording time bases. In the courses in Fig. 7b , the current commutation points are marked during the current switching between successive motor windings. The comparison between a real motor phase current and a phase current from mathematical model was made to validate the quality of the RTs (Fig. 7c) . The parameters of the model were similar to the real motor. Duty cycles for both experiments were equal to 0.7. The ripple current and time constant for both courses are identical. This proves correctness of the RTs. The courses in Fig. 8 correspond to the expected ones. At the constant duty cycle and the step change of the load torque of the motor, the rotational speed decreases and thereby the maximum value of rotation electromotive force decreases, which in turn results in an increase of the momentary value of the phase current. After the mechanical load torque decreases, the speed and back EMF increase while the value of the current decreases. 
Closed feedback loop
The control system has been verified with respect to the delays introduced by its individual elements. Table 6 presents the worst cases of delays determined using the TimeQuest Timing Analyzer tool.
It ensues from the table that the total delays introduced by the control system do not exceed 36.69 ns. Regarding the operation frequency of the control system, this is a negligibly short time. Fig. 9a shows courses of set speed (ω zs ), rotational speed (ω m ) and the current of one of the motor phases. Fig. 9b presents courses of the current of one of the motor phases, load torque and angular velocity. The delay in increasing of the motor phase current after the step change of the load torque (Fig. 10) is caused by the algorithm used for the motor speed measurement [26] (measurement result after 1/6 revolution).
Conclusions
This article presents the BLDC motor simulation execution based on its FPGA-implemented mathematical model. To solve the differential equations describing the motor, the Adams-Bashforth method was used. To describe the variables representing of the motor state, the floating point notation was used, allowing the obtaining of a higher calculation precision (with regard to the fixed point description). The model's functioning was verified in both open and closed feedback loops.
Additionally, the paper presents the methodology and the RTs execution method that enable the testing of the control system and protections for the BLDC motor. The main advantage of the described method is the fact that it only utilizes the standard tools offered by FPGA manufacturers. Owing to that and to the use of inexpensive FPGAs (Cyclone III family), it is possible to execute the simulation without additional costs for purchasing a specialized program or simulation platform. In order to execute the described simulation, a free version of the Quartus II software is sufficient.
